CMOS transistor scaling has provided increased transistor density and digital switching speeds. However, the performance of large digital systems-on-chip (SoC) depends greatly on key mixed-signal blocks that are considerably analog in nature such as clock generation blocks, voltage references and regulators, and high-speed I/O.
Introduction
CMOS transistor scaling has provided increased transistor density and digital switching speeds. However, the performance of large digital systems-on-chip (SoC) depends greatly on key mixed-signal blocks that are considerably analog in nature such as clock generation blocks, voltage references and regulators, and high-speed I/O.
The focus of this paper is on the I/O subsystem. Because of the data-bandwidth bottleneck, the I/O subsystem is critical to the system performance. In order for system performance to improve, I/O data rates must continue to increase with device scaling. Section I reviews the key components of an I/O subsystem and describes the historical scaling trend of the off-chip data rate based on published results. The data rates have been strongly related to the speed of CMOS transistors.
Digital scaling focuses on improving switching characteristics such as I off /I on and R S/D . For mixed-signal performance, this paper extends existing analysis of device scaling to circuit characteristics such as g m , r o , and intrinsic gain. Section II describes the scaling trends down to the 45-nm channel lengths. Section III draws implications of the scaling trends on the circuit components. Whether or not I/O data rates continue to scale as predicted by the ITRS roadmap depends on how well some key challenges are addressed. Figure 1 illustrates a simplified block diagram of an I/O subsystem. The two primary elements are the transmitter and receiver. The transmitter comprises of a clock-generation block that produces a high-frequency timing signal, and a signal-conditioning block that converts the digital data into an analog output waveform. Typical signal conditioning includes a driver that produces the proper output levels and impedance, a predriver that shapes the waveform, and a serializer that sends the signal with the appropriate timing. The receiver comprises of a sampling-and-amplifying block that converts the weak received signal into quantized digital values and a closely-related clock-and-data recovery block that produces the correct sampling clock edge(s).
I/O Subsystem

Figure 1 I/O subsystem
Both clock generation and recovery blocks typically use a phase-locked loop (PLL or DLL). The circuit uses a variable oscillator (VCO) or delay-line (VCDL) that produces an arbitrary clock phase. To control the VCO/VCDL, the phase difference between the input data/clock is compared with the internally-generated clock. The phase error is filtered and typically integrated into a control voltage.
Each component has a wide variety of circuit designs and architectures. Within the past 10 years, data rates in CMOS exceeded a gigabit per second (Gbps); the subsequent increase in data rate led to additional complexity in order to cope with bandlimited channels such as signal modulation and equalization. Most of the designs share the basic requirements: 1. high bandwidth to support the data rate, 2. fine voltage resolution at the receiver, 3. small sampling aperture, 4. small offsets and low noise for both voltage and timing, 5. voltage and power gain for signal amplification and drive strength, 6. accurate integration and capacitive switching for filtering, 7. reasonable linearity, and 8. low supply and substrate sensitivity.
The scaling of I/O performance relies ultimately on the scalability of analog device characteristics. Historically, I/O performance has scaled relatively well. Figure 2 illustrates a scatter plot of published link-related performances. The trend has been favorable because the previously listed design requirements for up to a few Gbps have not been severe. For instance, resolution of 100mV is adequate for non-equalized I/O channels. With symbol time (or bit duration) of 1ns, aperture and 6σ jitter of a few hundred-ps still leaves sufficient timing margins. The amount of excess bandwidth needed by the electronics is not large because little equalization and modulation is needed. Hence, I/O performance has been dominated by how quickly transistors can switch which is then strongly coupled to f T .
To the first order, we can use f T scaling to estimate an upper bound on the scaling of I/O data rates. Based on device simulations, Figure 3 shows the predicted f T for CMOS devices down to 50-nm channel lengths. Note that f T scales inversely proportional to L eff (as opposed as to L 2 ). As will be shown, the slower scaling is due to the sub-linear g m scaling and also the increasing impact of overlap capacitance (C GOV ) on the total gate capacitance. f T only leads us to an upper bound for data rate because design requirements have tightened considerably as data rates approach 10s of Gbps. Figure 3 Impact of scaling on f T
Scaling of Device Characteristics
As I/O data rates increase, link-design requirements have similarly become more stringent. Especially when large amount of equalization is necessary and multiple voltage levels are needed, the timing requirement, σ jitter , can be subpicosecond, and voltage resolution is only a few millivolts. The analog characteristics of the scaled devices must be included in our analysis. This paper extracts the analog characteristics from device simulations. The device simulation data are fitted to BSIM-like equations. The analysis includes a range of values for many device parameters such as oxide thickness (T ox ), substrate doping concentration (N A ), and junction depth (X j ). These parameters allow proper modeling of short-channel effects (SCE) and threshold voltage (V th ). 1 Note that while device characteristics can be highly susceptible to the device parameters, we show only a very small subset of the data that properly illustrate the trends (i.e i bias =100µA or V gt =0.6V, X j =10nm and N A =1.5x10 18 /cm 3 ). In fact, our choice of N A implies the severe impact of SCE. g m no longer scales proportionally with length scaling. The more dramatic trend is the reduced r o .
Design Implications
Because the f T of devices still scales, we can expect the performance of many of link building blocks to scale. Ringoscillator frequency relates to the unity-gain bandwidth; the regeneration gain of clocked comparators and frequency dividers depends on g m /C; samplers have sampling bandwidth and intrinsic aperture related to 1/R on C. However, as one would expect, the degrading gain and r o can be expected to impact the scaling of I/O data rates.
A well-known problem is the increased power dissipation due to noise. In order to sustain the smaller dynamic range (from V DD scaling) and higher bandwidth, bias currents (and hence power) must increase to reduce the input-referred voltage noise, The dramatic decrease in r o has several important implications on I/O design. The most apparent is that intrinsic gain is <20. The low intrinsic gain limits the application of simple differential pairs. Many current designs of preamplifiers and equalizers must be reconsidered to provide sufficient high-frequency gain. Additionally, many mixedsignal I/O blocks rely on the r o of current sources for supplynoise rejection. With a g m /g ds <20 for a simple different amplifiers, the PSRR is <26dB. Lastly, the low r o incurs large error currents in integrating elements (i.e. integrating receivers or charge-pumps in the PLL). Circuit solutions exist but they have additional costs and requirements. Multi-stage amplifiers can be used but not for feedback structures. Longer channel lengths, cascoding, and gain-boosting can increase output impedance. However, they require more voltage headroom and significantly more power. As shown in Figure  4 , if voltage margins scales, r o decreases even more quickly.
Conclusion
The paper describes how links have scaled historically and how such scaling is not likely to continue with current scaling trends of digital devices. An analytical model has been developed to understand the analog circuit characteristics of deeply-scaled devices. Our result shows f T scaling by 1/L which enables the performance scaling of many link components. However, from our model of the device r o and g m , serious challenges face I/O designers. In an increasingly power-constrained environment, the current approach to noise and offset problems is not viable. Voltages can not continue scaling leading to device issues. Future solutions will involve the joint effort of devices (both passive and active elements), circuits (designs with lower inherent noise), and architectures (for power and signal integrity).
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